To accurately assess the reverse read function during erase verification (EV) in NAND products, a test structure of a NAND string accompanied with a charge-based capacitance measurement (CBCM) circuit is employed. The relationship between bit-line flipping voltage (V BL ) and reverse read bias (V REV ) is then established. The impact of erase threshold voltage (V T ) distribution is also evaluated. Furthermore, this methodology is validated as the result of this test structure is consistent with that of a functional product. Introduction A typical operation window of a floating gate (FG) NAND flash product is schematically depicted in Fig. 1 . The horizontal axis means the V T of array cells while the vertical one represents the cell numbers located at each V T state. The width of V T at program/erase (P/E) states usually depends on process uniformity [1,2,3] and P/E algorithms [4]. Using the ground voltage as the read bias brings lots of benefits, and this implies that the V T of erased cells will be lower than 0V. For reliability considerations, such as charge loss [5] and read/program disturbances [6,7], sufficient read "0" and "1" margins (R0/R1) should be kept to reduce the risk of read errors. Thus, the V T of "0"/"1" state should be placed higher/lower than program/erase verification level (PV/EV).
Introduction
A typical operation window of a floating gate (FG) NAND flash product is schematically depicted in Fig. 1 . The horizontal axis means the V T of array cells while the vertical one represents the cell numbers located at each V T state. The width of V T at program/erase (P/E) states usually depends on process uniformity [1, 2, 3] and P/E algorithms [4] . Using the ground voltage as the read bias brings lots of benefits, and this implies that the V T of erased cells will be lower than 0V. For reliability considerations, such as charge loss [5] and read/program disturbances [6, 7] , sufficient read "0" and "1" margins (R0/R1) should be kept to reduce the risk of read errors. Thus, the V T of "0"/"1" state should be placed higher/lower than program/erase verification level (PV/EV).
To tighten the program distribution, verification of "0" state bit by bit is necessary, and Fig 2(a) exhibits how it works during program. A specific PV bias is applied on the word-line (WL) of the programming bit, and meanwhile, WLs of other cells (Vpass,read) are kept high enough to sustain a conducting path. As described in literature [8, 9] , the V T judgment of a NAND string relies on the change of string current. Once V T of the selected cell is higher than PV, the string current will be low enough, and then the program operation is finished.
Since over-erasure is not an issue for sensing in NAND, bit-by-bit verification is not suggested for accelerating erase operation. It is straightforward to apply a negative bias on all WLs within the string, and the erase operation is done when the string current is high enough. However, it will complicate the circuit design since an additional WL bias range is required. That is why a reverse read scheme as shown in Fig.2 (b) is usually adopted. Firstly, all WLs are biased at 0V as ~2V is applied on the common source line (V CSL ). V T of cells is thus affected by body effect and becomes less easy to turn on. The bit line voltage (V BL ) will be charged up if V T of all cells within the string has been low enough. Implementation of reverse read raises two major concerns: where the flipping V BL should be designed and how much R1 margin can be guaranteed. In this study, a specially-designed test structure is proposed to characterize the reverse read scheme in more detail.
Test Structure and Extraction Algorithm Fig. 3 depicts the test structure. A NAND string comprising 12-cells of 70nm technology node is connected to a CBCM circuit. The circuit consists of one CMOS inverter for charging/discharging the V BL and one PMOS capacitor of large area for storing the charges temporally. All MOSFET features are listed in Table. 1. To achieve better measurement sensitivity, the loading capacitance (C L ) herein is designed to match BL capacitance. The value of C L can be extracted by a two-step measurement. Waveforms during measurement are shown in Fig.  4 . To isolate the influence of NAND string, string/ground select transistors (SSL/GSL) are always cut off. By using the properties of CMOS inverter, the V BL will be alternatively charged to V DD and discharged to ground by PMOS and NMOS respectively along with the waveform transition. The current which flows through PMOS (I p ) is then recorded. C L can be expressed as, C L =I p × T period / V DD (1) T period means the period of charging time. It should be noted that the driving current or the charging period of PMOS should be large or long enough to ensure the capacitor is fully charged. Fig.  5 (a) and 5(b) illustrate that a stable C L 2pf can be extracted once a suitable V DD , T period , or V GP is chosen.
V BL during EV can be obtained by using a similar concept and the corresponding waveforms are plotted in Fig. 6 . At first, pre-charge of reverse read is performed by turning off CMOS inverter and C L is charged to V BL only by the current through NAND string. Then, NMOS of the inverter is turned on to create a discharge path. The resulting V BL can be written as, V BL =I n × T period / C L (2) As PMOS capacitor can be fully charged (by applying V REV high enough, 2V for example) to saturate at V CSL , deficient NMOS discharge timing will derive to wrong V BL due to smaller NMOS current (I n ) being extracted. In Fig. 7 (a), a stable V BL equivalent to V CSL can be obtained, which suggests that NMOS can discharge the V BL normally when nMOS pulse width=0.1µs~1µs. Under a fixed width=200ns, the relationship between V REV and V BL is shown in Fig. 7(b) . Acquiring V BL separates away from V CSL with decreasing V REV , at which V BL is limited by insufficient string current.
Owing to cells within a NAND string are serial connected, the cell with highest V T inevitably dominates the string current and thus limits the value of charged V BL . In other words, the V T distribution width of erased cells will affect the R1 margin. To quantitatively emulate such an effect, the V T within our test string is carefully controlled and divided into two groups as depicted in Fig. 8(a) . Except the 6 th WL (WL6, in the middle of the string), all others are erased to have V T~-3.3V to represent the V T majority within an erased V T distribution. The V BL is then measured with a variety of V T of WL6 as shown in Fig. 8(b) , which reveals that at V REV =0V and 0.8V as V BL flipping voltage, 1.3V offset can be guaranteed. These results are then verified on a test-chip. Although erase distribution under real situation is not available, the reverse verification function can still be exercised intentionally by raised EV voltage up above ground. The offset of sectors is collected and its occurrence probability is plotted in Fig. 9 . The mean value is located at about 1.4V which is consistence with the result from the test structure. Conclusions A charge-based capacitance measurement technique is proposed to quantitatively validate reverse read function of erase-verify (EV) operation in NAND technology. The internal bit-line voltage during EV can be detected by charge-based capacitance measurement (CBCM) technique. 1.4V shift between V REV (reverse read WL bias) and cells' real V T is extracted according to our study. This test structure is easily to be integrated into the advanced technology and we will continuously focus on its application. Reference a l s , N a g o y a , 2 0 1 1 , p p 9 7 7 -9 Long Tperiodand large V DD can obtain a stable C L . Fig. 6 The waveform to extract the V BL transition during reverse reading. At first, the C L is charged from channel current of NAND string. Then, C L is discharged via turning on the nMOS. Fig. 3 The test structure is composed of a NAND string, a CMOS inverter for charging / discharging the V BL and one PMOS capacitor of large area for storing the charges temporally. Occurrence probability when V BL is set at 0.8V. In this case, the maximum probability falls on 1.4V offset, which is consistent to Fig. 8(b) . 
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